


# Reference Schematic For PX30

PX30\_REF\_V1.2

PMIC: RK809-1 (5BUCK + 9LDO + Codec)  
RAM: DDR3 /LPDDR3/DDR4  
ROM: eMMC/Nand + TF card  
Interface: MIPI CSI/MIPI DSI/UART/I2S/RMII

Rockchip Confidential

 瑞芯微电子		Fuzhou Rockchip Electronics		
Project:	PX30 REF			
File:	00.Cover Page			
Date:	Thursday, May 09, 2019	Rev:	V1.2	
Designed by:	XIAOHF	Sheet:	1 of 44	

# Index

00.Cover Page
01.Index
02.Revision History
03.Block Diagram
04.I2C MAP
05.Power diagram and Sequence
10.PX30 Power
11.PX30 OSC/PMUIO
12.PX30 DDR Controller
13.PX30 Flash Controller
14.PX30 USB Controller
15.PX30 ADC
16.PX30 DVP Interface
17.PX30 MIPI DSI/LCDC
18.PX30 I2S/SDMMC0/SDMMC1
20.Power-DC IN
21.Power-PMIC RK809-1
25.USB OTG/HOST
30.RAM DDR3 2x16bit(option)
31.RAM-LPDDR3 1x32bit(option)
34.RAM DDR3 4x16bit(option)
35.RAM DDR4 4x16bit-2GB/3GB/4GB
40.Flash-Nand Flash(option)
41.Flash-EMMC
42.Flash-SPI Flash (option)
45.Camera-CIF (option)
46.Camera-MIPI CSI
51.LCM-LVDS Panel(option)
52.LCM-MIPI Panel
55.Video-RK618
60.SDIO WIFI/BT AP6212
62.SDIO WIFI/BT-RTL8723(option)
65.RJ45-100M-RTL8201
70.AUDIO1
71.AUDIO2(option)
72.AUDIO-MIC Array Connector
73.AUDIO-AnalogAmp_TPA3110
77.TP COB-GSL1680
78.TP COB-GSL3676(option)
80.HDMI Output(RK618)
90.Sensor
91.TF Card
92.KEY Board
93.IR

## Note

### NOTE 1:

#### Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted
3. If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted

### NOTE 2:

Please use our recommended components to avoid too many changes.For more informations about the second source,please refer to our AVL.

Note

Option

Description

Remind

### Bill of Materials

#### Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

#### Combined property string:


{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}



Fuzhou Rockchip Electronics

Project:	PX30 REF		
File:	01.Index		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	2 of 44


Version	Date	Author	Change List	Approved
V1.0	20180504	XHF	First edition for PX30	
V1.1	20180928	XHF	1.Update the schematic of RK809 2.VREF0_DDR and VREF1_DDR are unified as VREF0_DDR 3.DDR_CKE changed to DDR_CKE0	
V1.2	20190507	XHF	1.VREF0_DDR and VREF_DDR are linked together. 2.RK618 ISO_LRCK_RX and ISO_LRCK_TX are linked together. 3.Add a diode to RK809 RTC power supply foot	



I2C MAP


Port	Pin name	Domain	Bus name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Note	Slave Bus Capability
I2C0	I2C0_SCL/GPIO0_B0_u I2C0_SDA/GPIO0_B1_u	PMUIO2	I2C0_SCL_PMIC I2C0_SDA_PMIC	VCC3V0_PMU	Rockchip RK809	0x20	PMIC	
					Rockchip RK618	0x50	Video	
I2C1	I2C1_SCL/PMU_DEBUG5/GPIO0_C2_u I2C1_SDA/GPIO0_C3_u	PMUIO2	I2C1_SCL I2C1_SDA	VCC3V0_PMU	MMA7660FCT	0x4C	3-Axis Orientation/Motion Detection Sensor	100kHz, 400kHz
					AK8963C	0x0E	3-axis Electronic Compass	100kHz, 400kHz
					GSL1680	0x40	Touch IC	100kHz, 400kHz
					GSL3676	0x40	Touch IC	100kHz, 400kHz
I2C2	I2C2_SCL/GPIO2_B7_u I2C2_SDA/GPIO2_C0_u	VCCIO3	I2C2_SCL_CAM I2C2_SDA_CAM	VCCIO_DVP	OV5695	0X36	MIPI Camera	
					IMX323	0X1a	CIF Camera	

POWER DIAGRAM




Note: Power parameter shows the Peak value of system consumption.  
功耗参数体现的是系统峰值功率


RK809-1 Power-on Sequence							
PowerName	PMIC Channel	Time Slot (step 2mS)	Default voltage	Supply Limit	Default ON/OFF	Sleep ON/OFF	Peak Current
VDD_ARM	BUCK1	Slot:2	1.0V	2.5A	ON	OFF	1160mA
VDD_LOG	BUCK2	Slot:2	1.0V	2.5A	ON		1020mA
VCC_DDR	BUCK3	Slot:4	FB=0.6V	1.5A	ON	ON	790mA
VCC_3V0	BUCK4	Slot:5	3.0V	1.5A	ON	ON	360mA
VCC3V3_SYS	BUCK5	Slot:1	3.3V	1.5A	ON	ON	
VCC_1V0	LDO1	Slot:3	2.5V	500mA	ON	ON	
VCC_1V8	LDO2	Slot:3	1.8V	500mA	ON	ON	236mA
VDD_1V0	LDO3	Slot:2	1.0V	500mA	ON	ON	13.6mA
VCC3V0_PMU	LDO4	Slot:5	3.0V	100mA	ON	ON	9mA
VCCIO_SD	LDO5	Slot:5	3.0V	500mA	ON		
VCC_SD	LDO6	Slot:5	3.0V	500mA	ON		
VCC2V8_DVP	LDO7		2.8V	500mA	OFF	OFF	
VCC1V8_DVP	LDO8		1.8V	500mA	OFF	OFF	
VCC1V5_DVP	LDO9		1.5V	500mA	OFF	OFF	
RESET	RESETB	Slot:11	OD				



## Part C GND





## Part N Power




VDD\_LOG


VDD\_ARM

Note: All the Power filter capacitors should be placed close to the power pins of CPU.  
所有电源去耦电容必须靠近CPU电源引脚放置。




 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	PX30 REF		
File:	10.PX30 Power		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	7 of 44

## Part I




## Part J



Floating or Pull-up FLASH_VOLSEL=1	Pull-down FLASH_VOLSEL=0
VCCIO_FLASH=1.8V	VCCIO_FLASH=3.3V





## Part A DDR Controller



## DDR3/DDR4 PIN MUX

DDR3_A0	DDR4_A10
DDR3_A1	DDR4_A9
DDR3_A2	DDR4_A4
DDR3_A3	DDR4_A6
DDR3_A4	DDR4_A5
DDR3_A5	DDR4_A8
DDR3_A6	DDR4_A7
DDR3_A7	DDR4_A11
DDR3_A8	DDR4_A13
DDR3_A9	DDR4_A0
DDR3_A10	DDR4_CS0n
DDR3_A11	DDR4_A3
DDR3_A12	DDR4_BA1
DDR3_A13	DDR4_A2
DDR3_A14	DDR4_A1
DDR3_A15	DDR4_ODT0
DDR3_BA0	DDR4_BG0
DDR3_BA1	DDR4_CASn/DDR4_A15
DDR3_BA2	DDR4_BA0
DDR3_CS0N	DDR4_ACTn
DDR3_CS1N	DDR4_CS1N
DDR3_ODT0	DDR4_WEn/DDR4_A14
DDR3_ODT1	DDR4_ODT1
DDR3_CLKP	DDR4_CLKP
DDR3_CLKn	DDR4_CLKn
DDR3_CKE	DDR4_RASn/DDR4_A16
DDR3_RASn	DDR4_CKE
DDR3_CASn	DDR4_A12
DDR3_Wen	DDR4_BG1
DDR3_RST	DDR4_RST



Part L


U1000L

FLASH\_D0/EMMC\_D0/SFC\_SIO0/GPIO1\_A0\_u  
FLASH\_D1/EMMC\_D1/SFC\_SIO1/GPIO1\_A1\_u  
FLASH\_D2/EMMC\_D2/SFC\_SIO2/GPIO1\_A2\_u  
FLASH\_D3/EMMC\_D3/SFC\_SIO3/GPIO1\_A3\_u  
FLASH\_D4/EMMC\_D4/SFC\_CSN0/GPIO1\_A4\_u  
FLASH\_D5/EMMC\_D5/GPIO1\_A5\_u  
FLASH\_D6/EMMC\_D6/GPIO1\_A6\_u  
FLASH\_D7/EMMC\_D7/GPIO1\_A7\_u  
FLASH\_CS0/GPIO1\_B0\_u  
FLASH\_RDY/EMMC\_CLKOUT/SFC\_CLK/GPIO1\_B1\_u  
FLASH\_DQS/EMMC\_CMD/GPIO1\_B2\_u  
FLASH\_ALE/EMMC\_RSTN/GPIO1\_B3\_d  
FLASH\_CLE/UART3\_CTS\_M1/SPI0\_TXD/I2C3\_SDA/GPIO1\_B4\_d  
FLASH\_WRN/UART3\_RTS\_M1/SPI0\_RXD/I2C3\_SCL/GPIO1\_B5\_u  
FLASH\_CS1/UART3\_TX\_M1/SPI0\_CSN/GPIO1\_B6\_u  
FLASH\_RDN/UART3\_RX\_M1/SPI0\_CLK/GPIO1\_B7\_u


VCCIO6

PX30


FLASH



Note:All the Power filter capacitors should be placed close to the power pins of CPU  
所有电源去耦电容必须靠近CPU电源管脚放置。

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	PX30 REF		
File:	13.PX30 Flash Controller		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	10 of 44


Part E



Note:All the Power filter capacitors should be placed close to the power pins of CPU  
所有电源去耦电容必须靠近CPU电源管脚放置。


- USB2.0 design rules:
- 1.Max intra-pair skew < 4ps;
  - 2.Max trace length < 6inchs;
  - 3.Max allowed via < 6;
  - 4.Trace impedance 90ohm+/-10%;
  - 5.The distance between other signals follows the 3W rule;
- USB2.0信号设计规则:
- 1.差分对对内偏移小于4ps;
  - 2.差分对线长小于6英寸;
  - 3.差分对换层过孔数量少于6个;
  - 4.差分对阻抗控制在90ohm+/-10%;
  - 5.差分与其他信号的间距遵循3w原则;

## Part F



Note: All the Power filter capacitors should be placed close to the power pins of CPU.  
所有电源去耦电容必须靠近CPU电源管脚放置。


It is reserved for the hardware version of the product.  
If it is not needed, it can be removed.



## HW ID

ADC0_HW_ID	Pull-up Resistance	Pull-down Resistance	ADC Value
Version0 (Default)	51K	DNP	1024

## Part D



Note: All the Power filter capacitors should be placed close to the power pins of CPU  
所有电源去耦电容必须靠近CPU电源管脚放置。

## MIPI CSI


MIPI design rules:

1. Max intra-pair skew < 4ps;
2. Max length skew between clk and data < 7ps;
3. Max trace length < 7.2inches;
4. Max allowed via < 4;
5. Trace impedance 100ohm+/-10%;
6. The distance between other signals follows the 3W rule;

MIPI信号设计规则:


1. 差分对对内偏移小于4ps;
2. Clk与Data的差分对组间偏移小于7ps;
3. 差分对线长小于7.2英寸;
4. 差分对换层过孔数量少于4个;
5. 差分对阻抗控制在100ohm+/-10%;
6. 差分对与其他信号的间距遵循3w原则;

## Part B



## CIF/RMII

Note: All the Power filter capacitors should be placed close to the power pins of CPU  
所有电源去耦电容必须靠近CPU电源管脚放置。

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	PX30 REF		
File:	16.PX30 DVP Interface		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	13 of 44

# Part M


U1000M

LVDS\_TX0N/MIPI\_TX\_D0N/LCDC\_D11\_M1  
LVDS\_TX0P/MIPI\_TX\_D0P/LCDC\_D8\_M1  
LVDS\_TX1N/MIPI\_TX\_D1N/LCDC\_D1\_M1  
LVDS\_TX1P/MIPI\_TX\_D1P/LCDC\_D10\_M1  
LVDS\_CLKN/MIPI\_TX\_CLKN/LCDC\_D4\_M1  
LVDS\_CLKP/MIPI\_TX\_CLKP/LCDC\_D3\_M1  
LVDS\_TX2N/MIPI\_TX\_D2N/LCDC\_VSYNC\_M1  
LVDS\_TX2P/MIPI\_TX\_D2P/LCDC\_D5\_M1  
LVDS\_TX3N/MIPI\_TX\_D3N/LCDC\_HSYNC\_M1  
LVDS\_TX3P/MIPI\_TX\_D3P/LCDC\_DEN\_M1  
LCDC\_CLK/GPIO3\_A0\_d  
LCDC\_HSYNC\_M0/I2S2\_2CH\_MCLK/CIF\_D0\_M1/UART5\_RX/GPIO3\_A1\_d  
LCDC\_VSYNC\_M0/I2S2\_2CH\_SCLK/CIF\_D1\_M1/UART5\_TX/GPIO3\_A2\_d  
LCDC\_DEN\_M0/I2S2\_2CH\_LRCK/CIF\_D2\_M1/UART5\_CTS/GPIO3\_A3\_d  
LCDC\_D0/GPIO3\_A4\_d  
LCDC\_D1\_M0/I2S2\_2CH\_SDI/CIF\_D3\_M1/UART5\_RTS/GPIO3\_A5\_d  
LCDC\_D2/GPIO3\_A6\_d  
LCDC\_D3\_M0/I2S2\_2CH\_SDO/CIF\_D4\_M1/GPIO3\_A7\_d  
LCDC\_D4\_M0/I2S0\_8CH\_SDI3/CIF\_D5\_M1/GPIO3\_B0\_d  
LCDC\_D5\_M0/I2S0\_8CH\_SDI2/CIF\_D6\_M1/SPI1\_CSN0/GPIO3\_B1\_d  
LCDC\_D6/SPI1\_CSN1/GPIO3\_B2\_d  
LCDC\_D7/I2S0\_8CH\_SDI1/GPIO3\_B3\_d  
LCDC\_D8\_M0/I2S0\_8CH\_SCLKRX/CIF\_D7\_M1/SPI1\_MOSI/GPIO3\_B4\_d  
LCDC\_D9\_M0/I2S0\_8CH\_LRCKRX/GPIO3\_B5\_d  
LCDC\_D10\_M0/I2S0\_8CH\_SDO3/CIF\_D8\_M1/SPI1\_MISO/GPIO3\_B6\_d  
LCDC\_D11\_M0/I2S0\_8CH\_SDO2/CIF\_D9\_M1/SPI1\_CLK/GPIO3\_B7\_d  
LCDC\_D12/I2S0\_8CH\_SDO1/GPIO3\_C0\_d  
LCDC\_D13/I2S0\_8CH\_MCLK/GPIO3\_C1\_d  
LCDC\_D14/I2S0\_8CH\_LRCKTX/PWM4/TDM\_LRCK/TDM\_FSYNC/GPIO3\_C2\_d  
LCDC\_D15/I2S0\_8CH\_SCLKTX/PWM5/TDM\_SCLK/TDM\_SCLK/GPIO3\_C3\_d  
LCDC\_D16/I2S0\_8CH\_SDO0/PWM6/TDM\_SDO/TDM\_SDO/GPIO3\_C4\_d  
LCDC\_D17/I2S0\_8CH\_SDI0/PWM7/TDM\_SDI/TDM\_SDI/GPIO3\_C5\_d  
LCDC\_D18/PDM\_CLK0\_M0/CIF\_D10\_M1/GPIO3\_C6\_d  
LCDC\_D19/PDM\_CLK1/CIF\_D11\_M1/GPIO3\_C7\_d  
LCDC\_D20/PDM\_SDI1/CIF\_CLKOUT\_M1/GPIO3\_D0\_d  
LCDC\_D21/PDM\_SDI2/CIF\_VSYNC\_M1/ISP\_PRELIGHT\_TRIG/GPIO3\_D1\_d  
LCDC\_D22/PDM\_SDI3/CIF\_HREF\_M1/ISP\_FLASH\_TRIGOUT/GPIO3\_D2\_d  
LCDC\_D23/PDM\_SDI0\_M0/CIF\_CLKIN\_M1/ISP\_FLASH\_TRIGIN/GPIO3\_D3\_d

LVDS\_RBIAS

MIPI\_DSI\_VCCA\_1V0  
MIPI\_DSI\_VCCA\_1V8  
MIPI\_DSI\_VCCA\_3V3

VCCIO4



Note: All the Power filter capacitors should be placed close to the power pins of CPU  
所有电源去耦电容必须靠近CPU电源管脚放置。


PX30

LVDS/MIPI design rules:


1. Max intra-pair skew < 4ps;
2. Max length skew between clk and data < 7ps;
3. Max trace length < 7.2inches;
4. Max allowed via < 4;
5. Trace impedance 100ohm+/-10%;
6. The distance between other signals follows the 3W rule;

MIPI信号设计规则:

1. 差分对对内偏移小于4ps;
2. Clk与Data的差分对组间偏移小于7ps;
3. 差分对线长小于7.2英寸;
4. 差分对换层过孔数量少于4个;
5. 差分对阻抗控制在100ohm+/-10%;
6. 差分与其他信号的间距遵循3W原则;

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	PX30 REF		
File:	17.PX30 MIPI DSI/LCDC		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	14 of 44


Part G



I2S

Note:All the Power filter capacitors should be placed close to the power pins of CPU  
所有电源去耦电容必须靠近CPU电源管脚放置。


Part H



SDMMC0


Note:All the Power filter capacitors should be placed close to the power pins of CPU  
所有电源去耦电容必须靠近CPU电源管脚放置。

Part K






SDMMC1 / UART1

Note:All the Power filter capacitors should be placed close to the power pins of CPU  
所有电源去耦电容必须靠近CPU电源管脚放置。

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	PX30 REF		
File:	18.PX30 I2S/SDMMC0/SDMMC1		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	15 of 44

# DC IN&SYSTEM Power



VREF=3.3V

$I_{dpm} = V_{acset} / (20 * R_{ac})$

$I_{charge} = V_{iset} / (20 * R_{sr})$

$I_{precharge} = V_{iset} / (200 * R_{sr})$

$I_{term} = V_{iset} / (200 * R_{sr})$


$T_{ttc} = C_{ttc} * K_{ttc} (K_{ttc} = 5.6min/nF)$

If Vovpset above 1.6V or below 0.5V, charge is disabled.

1.6-MHz Synchronous Switched-Mode Li-Ion and Li-Polymer Stand-Alone Battery Charger


Close to BAT

0ohm resistor closed to pin2 of 0.01R resistor , and both of them closed to Battery.


 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	PX30 REF		
File:	20.Power-DC IN		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	16 of 44




PMIC RK809-1 DCDC




PMIC RK809-1 Managerment




PMIC RK809-1 LDO




PMIC RK809-1 CODEC




# USB OTG






# USB HOST







 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	PX30 REF		
File:	25.USB OTG/HOST		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	18 of 44

Remind: Refer to the latest AVL for parts selection.




# LPDDR3 1x32bit

Remind: Refer to the latest AVL for parts selection.




Note:All the power filter capacitors should be placed close to the power pins of LPDDR3


Note:  
 $V_{ih}=V_{CC}$   
 $V_{il}=V_{CC} \cdot R_{on} / (R_{on} + R_{odt})$   
 $V_{REFDQ\_DDR} = (V_{ih} + V_{il}) / 2$   
eg:  $V_{CC}=1.2V$ ,  $R_{on}=34\Omega$ ,  $R_{odt}=240\Omega$   
so,  $V_{ih}=1.2V$ ,  $V_{il}=0.149V$ ,  $V_{REFDQ\_DDR}=0.674V$



 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	PX30 REF		
File:	31.RAM-LPDDR3 1x32bit(option)		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	20 of 44

# 4X16bit DDR3





## DDR3 FILTER





Nand Flash


Remind: Refer to the latest AVL for parts selection.



Note:All the Power filter capacitors should be placed close to the power pins of Nand Flash  
所有电源去耦电容必须靠近Nand Flash电源管脚放置。





Note:  
Reserve TestPoint for firmware update.  
If FLASH\_D0=0V at power-on reset,  
then system will enter into Maskrom mode.  
预留用于固件升级的测试点，上电复位情况下如果FLASH\_D0为低电平，系统会进入Maskrom模式。

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	PX30 REF		
File:	40.Flash-Nand Flash(option)		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	23 of 44






# eMMC

VCCIO\_FLASH




KLMAG2GEAC-B031  
BGA169\_18R00X14R00X1R20

FLASH\_D[0:7] << >>



Note:  
Short two TP points to Enter Maskrom Mode.



Remind: Refer to the latest AVL for parts selection.

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	PX30 REF		
File:	41.Flash-EMMC		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	24 of 44




# SPI Flash

Reserved for minimal system.




Note:  
Short two TP points to Enter Maskrom Mode.









Remind: Refer to the latest AVL for parts selection.

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	PX30 REF		
File:	42.Flash-SPI Flash(option)		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	25 of 44

SENSOR:IMX323/ AR0230



MIPI\_CLKO  
I2C2\_SCL  
I2C2\_SDA  
CIF\_PDN0



		Fuzhou Rockchip Electronics	
			
<b>Project:</b>	<b>PX30 REF</b>		
<b>File:</b>	<b>46.Camera-MIPI CSI</b>		
<b>Date:</b>	Thursday, May 09, 2019	<b>Rev:</b>	V1.2
<b>Designed by:</b>	XIAOHF	<b>Sheet:</b>	27 of 44

[illegible][illegible]

**LVDS Panel**

LCDC\_D11\_M1/LVDS\_TX0N/MIPI\_TX\_D0N >> LVDS/MIPI\_TXD0N  
 LCDC\_D8\_M1/LVDS\_TX0P/MIPI\_TX\_D0P >> LVDS/MIPI\_TXD0P  
 LCDC\_D1\_M1/LVDS\_TX1N/MIPI\_TX\_D1N >> LVDS/MIPI\_TXD1N  
 LCDC\_D10\_M1/LVDS\_TX1P/MIPI\_TX\_D1P >> LVDS/MIPI\_TXD1P  
 LCDC\_D4\_M1/LVDS\_CLKN/MIPI\_TX\_CLKN >> LVDS/MIPI\_TXCLKN  
 LCDC\_D3\_M1/LVDS\_CLKP/MIPI\_TX\_CLKP >> LVDS/MIPI\_TXCLKP  
 LCDC\_VSYNC\_M1/LVDS\_TX2N/MIPI\_TX\_D2N >> LVDS/MIPI\_TXD2N  
 LCDC\_D5\_M1/LVDS\_TX2P/MIPI\_TX\_D2P >> LVDS/MIPI\_TXD2P  
 LCDC\_HSYNC\_M1/LVDS\_TX3N/MIPI\_TX\_D3N >> LVDS/MIPI\_TXD3N  
 LCDC\_DEN\_M1/LVDS\_TX3P/MIPI\_TX\_D3P >> LVDS/MIPI\_TXD3P

Note:  
 U5100 EN pin must support PWM brightness dimming control, Otherwise,  
 it needs to be increased PWM circuit at FB pin.  
 R5102&R5103 should be placed close to the power pins of Panel Interface.  
 U5000的EN管脚需要能支持PWM动态背光调节功能，  
 否则就需要在DCDC的FB管脚增加PWM电路来进行调节。  
 R5102&R5103必须靠近屏连接座的电源管脚放置而不是靠近DCDC放置。




The schematic diagram illustrates the electrical connections for the LVDS Panel. It includes three main sections:

- Power Regulation Section:** A buck converter circuit (U5100) converts VCC5V0\_SYS to LED+. The feedback (FB) pin is connected to a divider network (R5102, R5103) tied to GND. The enable (EN) pin is driven by LCDC\_BL\_PWM through a resistor (R5101). Input capacitors C5102 and output capacitor C5103 are shown.
- LCD Power Section:** VCC3V3\_LCD is filtered by capacitors C5105 and C5106.
- Panel Connector Section:** A detailed pinout for LCD5100 B101EW04 FPC40-0.5A is provided, mapping internal signals to connector pins 1-40.


Pin	Signal
1	NC1
2	AVDD1
3	AVDD2
4	NC2
5	I2C_CLK_EDID
6	I2C_SDA_EDID
7	NC3
8	RIN0-
9	RIN0+
10	GND1
11	RIN1-
12	RIN1+
13	GND2
14	RIN2-
15	RIN2+
16	GND3
17	CLKIN-
18	CLKIN+
19	GND4
20	RIN3-
21	RIN3+
22	GND5
23	NC4
24	NC5
25	GND6
26	NC6
27	Color_EN
28	CABC_EN
29	LED_PWM(I)
30	LED_PWM(O)
31	NC7
32	VLED_GND1
33	VLED_GND2
34	VLED_GND3
35	VLED_GND4
36	VLED_GND5
37	VLED_GND6
38	NC8
39	VLED1
40	VLED2

**Rockchip**  
 瑞芯微电子      Fuzhou Rockchip Electronics


<b>Project:</b>	<b>PX30 REF</b>		
<b>File:</b>	<b>51.LCM-LVDS Panel(option)</b>		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	28 of 44





# MIPI Panel



Note:  
1. Use the MIPI output of RK618, please disconnect the RK3326.  
2. If need to support of MIPI panel and HDMI with dual output same image, must use the physical cross screen panel, for example 1280x800, not 800x1280  
1. 如果使用RK618的MIPI输出, 则可以不用连接到RK3326的MIPI输出接口。  
2. 如果需要支持MIPI屏与HDMI的双屏同显, 则必须使用物理横屏, 例如屏幕像素为1280x800而不是800x1280的





Note:  
U5200 EN pin must support PWM brightness dimming control, Otherwise, it needs to be increased PWM circuit at FB pin.  
R5203&R5204 should be placed close to the power pins of Panel Interface.  
U5000的EN管脚需要能支持PWM动态背光调节功能, 否则就需要在DCDC的FB管脚增加PWM电路来进行调节。  
R5203&R5204必须靠近屏连接座的电源管脚放置而不是靠近DCDC放置。




<div><div>Rockchip</div><div>瑞芯微电子</div><div>Fuzhou Rockchip Electronics</div></div>			
Project:	PX30 REF		
File:	52.LCM-MIPI Panel		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	29 of 44


REF\_CLKO/GOIO\_A0 >> R6214 1 0R 2 R0402 5% RK618\_RST




## RK618 LVDS output




## RK618 Codec



## RK618 MIPI output



## RK618 MIPI output




```

LCD_C_VSYNC_M0/I2S2_2CH_SCLK/CIF_D1_M1/UART5_TX/GPIO3_A2
LCD_C_DEN_M0/I2S2_2CH_LRCK/CIF_D2_M1/UART5_CTS/GPIO3_A3
LCD_C_D1_M0/I2S2_2CH_SDI/CIF_D3_M1/UART5_RTS/GPIO3_A5
LCD_C_D3_M0/I2S2_2CH_SDO/CIF_D4_M1/GPIO3_A7

```



Timing diagram for R0402 showing signals WIFL\_REG\_ON, BT\_REG\_ON, and HOST\_WAKE\_BT. The diagram illustrates the timing relationship between the input signals and the output signals (WIFL\_REG\_ON\_C, BT\_REG\_ON\_C, HOST\_WAKE\_BT\_C) through the component R0402. The signals are shown as digital waveforms with a 1 ns delay, 43% duty cycle, and 5% rise/fall time.



# WIFI/BT MODULE

LCDC\_VSYNC\_M0/I2S2\_2CH\_SCLK/CIF\_D1\_M1/UART5\_TX/GPIO3\_A2  
LCDC\_DEN\_M0/I2S2\_2CH\_LRCK/CIF\_D2\_M1/UART5\_CTS/GPIO3\_A3  
LCDC\_D1\_M0/I2S2\_2CH\_SD1/CIF\_D3\_M1/UART5\_RTS/GPIO3\_A5  
LCDC\_D3\_M0/I2S2\_2CH\_SDO/CIF\_D4\_M1/GPIO3\_A7

R6215 1 0R 2 R0402 5% BT\_PCM\_CLK  
R6216 1 0R 2 R0402 5% BT\_PCM\_SYNC  
R6217 1 0R 2 R0402 5% BT\_PCM\_OUT  
R6218 1 0R 2 R0402 5% BT\_PCM\_IN


HOST\_WAKE\_BT  
BT\_WAKE\_HOST

VCC3V3\_SYS  
R6200 1 0R 5% 2 R0603  
VCC\_WL



Note:

- 1.F23BDSM23-W2 VCC\_WL=3.2~3.6V  
F23BDSM25-W1 VCC\_WL=3.5~5.0V
- 2.VBAT voltage range is 3.2V-3.6V,  
and peak-current is at least 400mA.

RF Microstrip  
Z0= 50 ohm



## Level Shift










Rockchip  
瑞芯微电子

Fuzhou Rockchip Electronics


Project:	PX30 REF		
File:	62.SDIO WIFI/BT-RTL8723(option)		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	32 of 44









# Headphone




# Microphone





# Speaker



MIC Array-Digital Interface




I2S (Option)  
Support I2S MIC or  
Analog MIC+ADC




PDM (Default)


## AUDIO\_AnalogAmp




## Loopback




## OPTION 2



**POWER**



	Only DC IN Without Battery (Default)	With Battery
Option1	Be mounted	Not be mounted
Option2	Not be mounted	Be mounted



**Rockchip**  
瑞芯微电子

Fuzhou Rockchip Electronics


<b>Project:</b>	<b>PX30 REF</b>
-----------------	-----------------

File:	73.AUDIO-AnalogAmp_TPA3110
-------	----------------------------

Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	37 of 44

TP COB GSL1680



Note:16x10 channel,suit for Touch Panel size≤10''



<div><div>Rockchip</div><div>瑞芯微电子</div></div> <div>Fuzhou Rockchip Electronics</div>			
Project:		PX30 REF	
File:		77.TP COB-GSL1680	
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XHF	Sheet:	38 of 44


TP COB GSL3676

Note:26x14 channel,suit for Touch Panel size≤12''








<div><div>Rockchip</div><div>瑞芯微电子</div></div> <div>Fuzhou Rockchip Electronics</div>			
Project:	PX30 REF		
File:	78.TP COB-GSL3676 (option)		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XHF	Sheet:	39 of 44

# HDMI Output



When using a CIF camera,GPIO2\_B4 is used for the power control of CIF camera.  
CIF/RK618/IR, three functions can't be used at the same time




<b>Rockchip</b> 瑞芯微电子 Fuzhou Rockchip Electronics			
Project: PX30 REF		File: 80.HDMI Output(RK618)	
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	40 of 44




>>>I2C1\_SDA  
>>>I2C1\_SCL  
>>>SENSOR\_INT

G-sensor




Compass


Note:  
The first pin of AK8963C must be place on the lower left corner of PCB.




TF Card



KEY BAORD



Key Name	SARADC
VOL+/RECOVERY	10
VOL-	170
HOME	354
MENU	560
ESC	747



IR Receiver

<div><div><div>Rockchip</div><div>瑞芯微电子</div></div><div>Fuzhou Rockchip Electronics</div></div>			
Project:	PX30 REF		
File:	93.IR		
Date:	Thursday, May 09, 2019	Rev:	V1.2
Designed by:	XIAOHF	Sheet:	44 of 44